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An ASIC design methodology for sub nanometer nodes is presented. A robust ASIC design 
methodology is important for any chip design framework. A standard cell library for 45nm and 
90nm technology is also presented. Together the ASIC design flow and the standard cell library 
form an integral part of any chip design framework. Baseband modules such as PHY and MAC 
with a combined gate count of greater than one million gates are successfully implemented using 
the ASIC design methodology at 90nm.   
A coherent and non-coherent demodulation system as part of the RF module is presented for 
various modulation schemes. The design and implementation of the demodulation system is 
presented in great detail. The demodulation system fits into the multi-chip 60 GHz millimeter 
wave system. The demodulation system is implemented using 90nm process technology and the 
measurement results in the form of eye diagrams and frequency spectra are also presented for 
different data rates. 
In case of a multi chip 60 GHz millimeter wave solution a SerDes module is required to interface 
between the RF front end and the Digital Baseband module. The design and implementation of 
16 bit and 20 bit SerDes module is also presented. Implementation of the SerDes module using 
the ASIC design methodology developed in the first part of this work is presented.  
Therefore this work encompasses critical modules in the multi-chip CMOS 60 GHz millimeter 
wave solution i.e. PHY/MAC implementation as part of the Baseband chip and coherent and non 
coherent demodulation block for the RF chip and the SerDes module as the interface between the 











The tremendous impact Silicon based RF technology on wireless technology is 
unquestionable. It has made possible for consumers to access voice/data and entertainment 
in virtually every part of the globe, with a variety of accessing platforms i.e. from short 
range Bluetooth and Wi-Fi networks to satellite and cellular networks, depending on the 
range and throughput requirements. But there still exists an obvious missing link between 
the various portable devices such as cell phones, digital cameras, music and video players 
etc. One potential candidate for the missing link is Nascent UWB (Ultra Wide Band). It 
however suffers from problems with interference and limited data rate. Moreover UWB 
systems have very limited transmission power, meaning the bandwidth needs to be traded 
to overcome the limited SNR (Signal to Noise ratio).  Therefore there exists a need for an 
efficient millimeter wave transmission technology to form the missing link between 






1.2 Choice of CMOS based 60 GHz millimeter wave technology 
 
The maximum data rate of a communication channel according to Shannon’s theorem 
[2][3] is given by 
 =  log(1 + ) 
 
It is clear from Shannon’s theorem that the maximum data rate or channel capacity of a 
Channel can be increased by increasing the bandwidth. Since information is modulated 
using a carrier signal, more bandwidth is available if carrier signals of higher frequency are 
used.  Moreover the attenuation is higher at higher frequencies, resulting in the reduction 
in the level of interference. Therefore this reduction in level of interference coupled with 
the use of coding and modulation techniques available result in the increase of SNR 
thereby further increasing the communication data rate. Thus making the use of millimeter 
wave wireless communication a logical choice.  
 




CMOS technology has been the platform of choice for low cost high speed digital designs 
such as microprocessors, consumer electronics etc. Driven by the need for more digital 
computation and memory CMOS technology has seen aggressive scaling.  The / 
curve Figure 1 [5] indicates that a steady performance improvement is expected as a 
result of scaling of CMOS technology. It can be seen from Figure 1 that the transit 
frequency   at 90nm is ≅ 100ℎ , at 65nm is ≅ 165ℎ and 45 nm is ≅ 280ℎ . 
Therefore current CMOS technology nodes can easily support frequency requirement of 
millimeter wave circuits. In addition to this, CMOS technology has low cost per function 
when compared to other technologies thereby making it an attractive option for 
millimeter wave circuits. 
 




In 2001 the Federal Communications Commission (FCC) [6] allocated a substantial block of 
7Ghz in the 57-64Ghz band [4]for unlicensed use. The fact that this bandwidth is unlicensed 
means that operators are not required to spend significant amount of time and money in 
obtaining a license. More importantly this bandwidth around 60 GHz is available throughout the 
world thereby making standardized applications for 60 GHz possible. This availability of 
unlicensed bandwidth around 60 GHz in addition to the advancements in CMOS technology 


















2 ASIC DESIGN METHODOLOGY 
 
A robust ASIC design methodology forms an integral part of any chip design framework. 
Therefore it is essential to have a validated design methodology that can be used to greatly 
simplify the design process. The various aspects of ASIC design methodology are as follows: [7] 
 




2.1 Design Specification and HDL coding   
 
Chip design process starts with a high level specification of the design that is to be 
implemented. This specification typically consists of description of the functionality of the 
design. It may also split the design into functionally independent blocks i.e. partitioning 
the design based on functionality into smaller more manageable blocks. Once the design is 
completely specified it is now converted into RTL (Register Transfer Level) description 
using HDL (Hardware Descriptive Language) such as Verilog [8], VHDL [9] etc. This 
RTL is then later used to convert the design into logic gates. 
 
 
2.2 Pre Silicon Simulation (Functional Simulation) 
 
Once the RTL has been written, it is essential to run a dynamic simulation to ensure that 
the intended functionality has been accurately translated to the RTL. This dynamic 
simulation is typically done using tools such as Modelsim [10], NcSim [11] etc. The 
design under test is excited with inputs from a test bench and the output of the design to 
these inputs is observed and compared against the expected output to check if the RTL has 






2.3 Logical Synthesis 
 
Once the RTL has been verified using the dynamic simulation, the RTL is now converted 
to a gate level schematic. This is done by using tools such as Design Compiler [12].  
 
Figure 4: Logical Synthesis Block Diagram 
 
In order to convert the RTL to a functional gate level design it is important to provide the 
required collateral to the Synthesis tool. The collaterals for synthesis are: 
i. RTL source files. 
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ii. Library Files: These are files that describe the timing, power and 
functionality of the standard cell library that is used to implement the 
design. Liberty (lib) [13] format is a popular format for library files. 
iii. Constraints: These constraints could be for timing convergence or for 
meeting certain DRC (design rule check) specifications. 
In order to accurately convert the RTL to a gate level design it is essential to 
appropriately constrain the design during synthesis. There are several types of constraints 
such as: 
i. Min and Max Library: In order to ensure that the design meets both setup and 
hold time requirements, it is important to mention both min and max PVT 
(Process, Voltage and Temperature) corner libraries so that the Synthesis tool 
can use min library to estimate and meet hold time requirements and max library 
to estimate and meet setup time requirements, since min corner is the worst case 
for hold time and max corner is the worst case for setup time.  
Design Compiler (DC) command:[12] 
set_min_library Worst_Case_library -min_version Best_Case_library 
 
ii. Constraints for timing convergence: These are constraints that are required for 
ensuring that the implemented design meets the required timing specification in 
terms of clock frequency and latency.  
Clock Information : It is required to define a clock port and the corresponding 
clock period and information associated with the clock such as clock uncertainty, 
9 
 
clock period etc so that the synthesis tool can use this clock information to 
appropriately fix setup and hold timing requirement. 
DC command: [12] 
create_clock [get_ports clock] -period 0.40 
set_clock_uncertainty <uncertainty number> [get_clocks clock] 
set_dont_touch_network clock 
set_clock_latency -source <latency> [get_clocks clock] 
IO delay information: It is also required to mention the IO delays while 
synthesizing the design because this information will indicate to the synthesis 
tool the amount of time that is available for the logic within the design, so that 
the tool can optimize accordingly. This information is very essential when 
working with designs which have hierarchical implementation.  
DC command: [12] 
set_output_delay 0 -clock [get_clocks clock] <ouput_port_name> 
set_input_delay 0 -clock [get_clocks clock] <input_port_name> 
 
Design Rule Constraints: It is also important to specify the required design rule 
constraints. These rules are generally specified in the technology library and are 
specific to a particular process technology. The design rules are required to be 
met in order to guarantee functioning silicon.  
DC command [12] 
set_max_transition <value> <object list> 
set_max_capacitance <value> <object list> 
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set_max_fanout <value> <object list> 
Once the design constraints have been applied the synthesis tool now converts the RTL 
code to the gate level schematic which satisfies the timing requirements as specified 
earlier. 
DC command [12] 
compile_ultra -timing_high_effort_script -no_seq_output_inversion -
no_boundary_optimization 
 








Figure 7: Design Compiler Timing Histogram 
 
2.4 Floor Planning 
 
The main objective of floor planning is to ensure that the design occupies minimum possible area 
while meeting the specified timing constraints. In floor planning one ensures that the power rails 
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for VDD and GND are laid down around the chip, and also develop a power grid within the 
design for better power delivery. During the floor planning stage it is important to ensure that the 
logical cells and the hard macros such as memory (ROM and RAM) and other IP’s (intellectual 
property) in the form of hard macros are optimally placed as a result of which a minimum net 
length is required to connect these blocks to the rest of the design. Therefore this ensures that the 
RC delays of such nets do not dominate the path delays. It is common to have multiple iterations 
of floor planning and the rest of the layout process before finally achieving optimal placement 
positions for the design. Another important aspect of floor planning is the placement of IO pins 
on the design boundary. It is important to ensure that the IO pins are placed correctly in order to 
achieve quick timing closure.  
 
Figure 8: Partitioning a design in Encounter 
 
In case of large designs floor planning helps in breaking down the design into more manageable 
blocks. The quality of the floor planning process itself has a strong impact on the routing 
14 
 
congestion in the design at the routing phase of ASIC design methodology, therefore it is 
important to achieve a good floor plan in order to ensure that the design converges both in timing 










Figure 10: PHY Hard Macro placement in Encounter 
 
2.5 Physical Placement (Timing Driven) 
 
Physical Placement is the process of placing the design cells in appropriate locations based 
on their connectivity with the rest of the design while ensuring that the timing 
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requirements are met.  In order to ensure that the correct constraints are applied during the 
placement process, the design constraints from the logical synthesis step needs to be 
carried forward. This is done by using the sdc [15]  (Synopsys design constraint) file. This 
file contains all the timing, DRC and clock information and is subsequently applied on the 
design during the placement process once this file has been read.  
The inputs for placement tools such as Cadence Encounter [14] are as follows. 
i. Synthesized netlist from Logical Synthesis. 
ii. Technology libraries for Timing analysis during placement. 
iii. Design Constraint file as sdc (Synopsys design constraint) file consisting design 
constraints such as clock definition, IO delay constraints etc. 
For example: Format of sdc file  
create_clock [get_ports clock] -period 0.4 -waveform {0 0.2} 
set_clock_latency -source 0 [get_clocks clock] 
set_clock_uncertainty 0.015 [get_clocks clock] 
set_input_delay -clock clock 0 [get_ports {real_dataa[2]}] … 
iv. Technology Lef (layout exchange format) [16] files in order to ensure that the 
placement of the cells does not violate DRC requirements of technology such as 













2.6 Clock Tree Synthesis 
 
Clock Tree Synthesis is required to ensure that the clock is delivered to the sequential cells 
(flops / latches) with minimum skew and latency. 
 
Figure 12: Clock tree Structure 
 
 Latency can be defined as the time delay from the clock source to the clock sink. Skew 
can be defined as the difference in the clock arrival times at different clock sinks. It is 
possible to achieve minimum skew and latency with inputs from the designer. These inputs 
are typically the type of buffers that need to be used in the clock tree, the target skew and 
insertion delay of the clock tree. In order to reduce the clock latency high drive strength 
buffers need to be used in the clock tree.  
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In case of multi clock designs it is important to minimize the skew across clock domains, 
since fixing timing paths between asynchronous clock domains is already challenging, and 
having a bad skew after CTS will not help the cause. Therefore it is important to balance 
the clock tree for different clock domains i.e. same number of CTS buffers.  
The inputs to CTS such as target skew, latency and types of CTS buffers to be used in 
addition to the inputs from physical placement is exemplified below 
  CTS input for clock 
   














2.7 Routing and Extraction 
 
After CTS the design needs to be routed i.e. the nets are laid using different metal layers. 
The Routing process can be divided into two steps  
 
i. Global Routing: During the global routing the design is divided into different 
regions called grids and the tool estimates the shortest path within and across 
different regions without actually laying out the nets on the metal layers. 
 
ii. Detailed Routing: During detailed routing the tool uses the information 
gathered in the Global routing phase to actually lay the nets on the metal layers. 
The routing tool will route the design while respecting the layout rules such as 
metal spacing rules, width of different metal layers etc specified in lef files that 




Figure 16: PHY Routing in Encounter 
 
Once the design has been routed it is important to analyze the quality of the routing itself, 
this can be done by checking for congested spots in the layout. This happens if the 
routing is performed on a poorly placed design and hence the placement of the design 
needs to be optimized. Also another important check is to look for any scenic routes 
24 
 
which may occur due to the presence of any highly congested paths in the design, 
therefore the tool routes the net around these hot spots in order to avoid these hotspots. 
 
Figure 17: PHY Congestion Analysis table in Encounter 
 
 
Once the design has been routed the parasitics due to the nets needs to be estimated, which 
is done during the Extraction process. Once the parasitic contribution of the net is 
estimated this information is back annotated into the design and the timing of the design is 
recalculated. Now the paths in the timing reports will have delay contributions due to both 
cells delays and net delays.  
Encounter Command [14] 
SetExtractRCMode -detail 
extractRC 
rcOut -spf <file_name>.spef 
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The commonly used formats for parasitic extraction are 
 
i. SPEF : Standard Parasitic Exchange format [17] 
 







ii. SDF : Standard Delay Format [18] 
 
Figure 19: Snapshot of SDF file 
 
2.8  Static Timing Analysis (STA) 
 
Static Timing Analysis is technique used to check if the design meets the timing 
requirements. Static Timing Analysis is a preferred method to do timing analysis as 
 
opposed to Dynamic simulation because STA requires considerably lower runtime than 
dynamic simulation and moreover the completeness of the check by dynamic simulation is 
dependent on the coverage of the test vectors that are used in 
Figure 
 
STA tools such as Prime Time
the placed design and the timing can be analyzed. PT supports different analysis modes 
27 
the dynamic simulation. 
 
20: Static Timing Analysis Block Diagram 





such as worst case – best case: use the max library to analyze setup and min library to 
analyze hold, this way it is possible to analyze the design in the worst case operating 
condition possible. 
 
The types of paths analyzed using STA can be broadly classified into 4 categories 
i. Start point : Primary inputs ; Endpoints : Data pin of all flops 
PT Command: report_timing –from [all_inputs] –to [all_registers –data_pins] 
ii. Start point : Primary inputs ; Endpoints : Primary outputs 
PT Command: report_timing –from [all_inputs] -to [all_outputs] 
 
iii. Start point : Output of flops ; Endpoints : Data pin of all flops 
PT Command: report_timing –from [all_registers –clock_pins] –to [all_registers 
–data_pins] 
 
iv. Start point : Output of flops ; Endpoints : Primary Outputs 
PT Command: report_timing –from [all_registers -clock_pins] –to [all_outputs]  
 
 
Once the appropriate timing reports are generated and analyzed the timing violations that still 
remain need to fixed. This can be done by iterating with better timing driven placement and if the 










2.9 Power Estimation 
 
In case of designs that have a strict power budget, it is important to estimate and optimize 
the power within the power budget.  Power estimation can be carried in tools such as 
Power Compiler [20]. In order to estimated power consumption of the design it is essential 
to have the switching activity information for the design for a given input test vector. The 
switching activity information for the design can be obtained by conducting a dynamic 
simulation of the design for a set or individual test vector that activates a substantial part of 
the design. The dynamic simulation is carried out in Modelsim [10] and the corresponding 
VCD (value change dump) file is generated. This VCD file is then converted to SAIF 
(switching activity information file) [21] in Power compiler. 
The inputs for power estimation are as follows 
i. Post routed Netlist. 
ii. Extracted Parasitic information 
iii. Design constraints in form of sdc file 
iv. Switching activity information about the various nodes in the design. 
   
Once the above mentioned inputs are read into Power Compiler, the power report can be 









2.10 DRC, LVS and Design Signoff 
 
The main objective of DRC (Design Rule Check) [32] is to make sure that the design 
layout conforms to the set of Design Rules specified in the technology file of the target 
process. The motive behind these rules is to improve the yield and reliability of the design. 
Any violation of the Design rules may result in the design being non functional. 
Some typical design rule checks in ASIC design are as follows. 
1. Spacing Rules: Metal to Metal Spacing, Active to active spacing, well to well 
spacing etc. 
2. Minimum Channel length of the device. 
3. Minimum metal width. 
4. Metal fill Density. 
 








In addition to DRC rules in sub nanometer nodes more rules known as Design for 
Manufacturability (DFM) [22] need to be satisfied in order to improve functional yield, 
parametric yield and reliability.  
   
A design that meets all the required design rules does not necessarily represent the circuit 
intended to be fabricated. Another check known as Layout vs. Schematic (LVS) [23] is 
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required to ensure that the drawn shapes in the layout represents the desired electrical 
components in the design and also the connection between these components are as 
intended. 
 
Typically LVS check involves the following steps [23]  
1. Extraction: In this step the LVS tool runs through the layout to identify what 
components are represented and how they are connected to other components. 
2. Reduction: In this step the extracted components are combined as defined in the layout 
and a netlist representation of the layout is generated. 
3. Comparison: In this step the extracted layout netlist is compared with the netlist from 
the circuit schematic. 
 
Typical violations that are encountered during LVS are as follows. 
1. Shorts: Two or more wires are connected when they are not supposed to be. 
2. Open: Wires are not connected or partially connected when they are supposed to be 
connected. 
3. Missing component: A component in the schematic is missing from the layout. 
4. Component Mismatches: Components of incorrect type are used in the layout. 














Once the design has satisfied the timing requirements, DRC and LVS checks if the design is 
ready for signoff. At this stage the design is extracted in GDSII format [24] which is a binary file 





3 STANDARD CELL DESIGN 
 
A Standard cell library is a collection of basic logic functions which can be used to implement 
more complicated logic functions. The library consists of cells whose layout is of a fixed height 
and variable width. As a result of their fixed height they can be placed with ease in rows by 
design automation tools. The library generally consists of variable drive strengths of a particular 
logic function, for example in case of an nand gate the library could have drive strengths of X1, 
X2, X5, X10 etc in order to satisfy different drive strength requirements that may arise 
depending on the load the logic function is used to drive. A standard cell library typically 
consists of timing information which indicates propagation delay, rise time, fall time etc and 
layout information such as position of cell pins, cell width etc. 
One of the basics steps in the physical design of standard cells is the determination of the 
horizontal and vertical track information. These tracks act as guides for auto place and route 
tools while placing and establishing connections between the different standard cells. The track 
information is typically estimated using the spacing and width information of the first two metal 
layers. Once the track information has been established, the height and width of the standard 
cells needs to be fixed. The height of the standard cells is typically fixed to be an integral 
multiple of the track. The height of the standard cell is maintained throughout the library and the 
width of the standard cells varies depending on the drive strength and logic function of the 




Figure 26: Height of general standard cell 
 
 
Table 1: Standard cell height for 45nm and 90nm 






Some important guidelines that need to be followed during the layout of the standard cells are: 
Firstly, it is preferable to use the first conducting layer for all the routing within the standard cell, 
and if the second routing layer is required, its use should be kept to a minimum. This is done to 
ensure that most of the remaining layers are available for signal routing. Secondly, all the 
internal node capacitances should be kept to a minimum and must be kept close to the VDD or 
GND, this helps in minimizing body effect i.e. the change in device threshold voltage when the 
source to bias voltage changes [33]. 
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The Standard cell library has to be modeled and characterized for different operating conditions 
so that they can be used in various applications. The operating conditions are as follows: 
 
Table 2: Operating Conditions 
Corner Temp  (℃) Volt (V) 
Nominal 25 1 
Worst Case 125 0.9 
Best Case -40 1.1 
 
 
The following characteristics of the basic standard cells are measured: 
Rise time: It is defined as the time taken by the output to go from 10%VDD to 90%VDD. 
Fall time: It is defined as the time taken by the output to go from 90%VDD to 10%VDD. 
Delay: It is defined as the time difference between the 50% point of the input and the output. 
Setup time: (Applies to Flip Flops) It is defined as the time before the clock transition for which 
the D input should be stable for the value to be correctly latched. 
Hold time: (Applies to Flip Flops) It is defined as the time after the clock transition for which 
the D input should be stable for the value to be correctly latched. 




Figure 27: Timing parameters for standard cells 
 
3.1 Inverter  
 
 
Figure 28: Inverter Symbol 
 













29: 90nm Inverter Schematic and Layout  





Delay  Av 
Power 
16.8ps 13.96ps 14.65ps 1.76uW 
14.50ps 11.22ps 13.19ps 1.951uW 
13.01ps 9.95ps 11.54ps 2.186uW 
 










    Area = 3.2
41 
30: 45nm Inverter Schematic and Layout 





Delay  Av 
Power 
8.28ps 8.28ps 1.97ps 1.77uW 
8.01ps 7.83ps 0.8ps 2.49uW 
7.686ps 7.47ps 0.44ps 3.17uW 







Figure 31 : NAND Symbol 
 
Table 6 : NAND Truth Table 
A  B  Z 
0 0 1 
0 1 1 
1 0 1 
1 1 0 
 
 







Worst Case 38.6ps 75.2ps 51.6ps 3.555uW 
Nominal 31.1ps 57.02ps 38.95ps 4.24uW 













4.3 m * 3.06! m = 13.15 "# 


















 10.9ps 8.70ps 8.27ps 2.85uW 
10.12ps 8.42ps 3.14ps 3.17uW 
9.93ps 7.68ps 2.489ps 3.9uW 
 
 m * 1.933! m = 6.18 "# 






Figure 36: NOR Symbol 
Table 7: NOR Truth Table 
A  B  Z 
0 0 1 
0 1 0 
1 0 0 
1 1 0 
 
 





Delay  Total 
Power 
Worst Case 116.75ps 53.71ps 51.8ps 9.1uW 
Nominal 92.7ps 36.9ps 44.8ps 9.978uW 
Best Case 74.06ps 28.8ps 38.05ps 11.36uW 
 












37: 90nm NOR schematic and layout 





Delay  Total 
Power 
 9.06ps 8.085ps 5.60ps 1.19uW 
8.81ps 7.16ps 3.94ps 1.42uW 




3.4 Flip Flop 
 
 
Figure 38: Flip Flop Symbol 
 





Delay  Total 
Power 
setup hold 
Worst Case 64.9ps 73.19ps 137.1ps 22.24uW 38ps 26.9ps 
Nominal 47.9ps 52.51ps 99.4ps 51.36uW 31ps 22.8ps 
Best Case 38.18ps 40.08ps 80.3ps 79.46uW 23ps 18.36ps 
 




























Delay  Total 
Power 
setup hold 
Worst Case 6.33ps 4.807ps 28.11ps 6.83uW 10ps 4.97ps 
Nominal 5.01ps 4.11ps 19.82ps 8.41uW 9ps 4.09ps 
Best Case 4.91ps 3.94ps 17.80ps 8.73uW 8ps 3.83ps 
 





Figure 41: XOR Symbol 
 
Table 12: XOR Truth Table 
A B Z 
0 0 0 
0 1 1 
1 0 1 





Table 13: 90nm XOR Delay characteristics 
 Rise Time Fall Time Delay  Total 
Power 
Worst Case 35.77ps 25.06ps 48.06ps 10.818uW 
Nominal 26.82ps 22.74ps 39.66ps 11.91uW 
Best Case 22.17ps 18.34ps 34.11ps 13.89uW 
 









Delay  Total 
Power 
Worst Case 13.12ps 7.765ps 6.76ps 3.14uW 
Nominal 11.57ps 6.47ps 5.97ps 3.6uW 
Best Case 10.55ps 5.85ps 5.46ps 4.13uW 
 










The standard cell library is used to implement more complex logic. Some of these logic 


































Figure 47: 90nm Ripple Clock divider (/11) layout 
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4 NON-COHERENT AND COHERENT DEMODULATION 
 
4.1 Need for Modulation 
 
A wide variety of signals are encountered in communication systems, and many of these 
signals are not suited for direct transmission in the case of atmosphere being used as a 
medium of transmission. As a result of the wide variety of signals, there exists a wide band 
of frequencies that cannot be propagated.  Hence a transformation is required to translate 
this signal information into higher frequencies thereby reducing the percentage signal 
bandwidth thereby making it suitable for transmission. This transformation is known as 
modulation. Some of the benefits of modulation are as follows [25] 
Transmission Efficiency:  Since the signals are translated to higher frequencies it makes 
amplifier and antennae systems easier to design i.e. size of the antennae will be more 
manageable and also the use of different carrier frequencies during modulation help in the 
isolation of signals transmitted from multiple similar transmitters. 
Reduced Bandwidth: Bandwidth of the signal is reduced due to modulation which in turn 
reduces the signal to noise ratio which is a function of signal bandwidth. 
 
There are several modulation schemes, and the process of choosing from among these is 
typically based on certain performance parameters such as signal to noise ratio, bandwidth 
efficiency etc. The various modulation schemes can be broadly classified as Analog 
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modulation techniques and Digital modulation techniques. Analog modulation techniques 
are Amplitude modulation (AM), Frequency modulation (FM) and Phase modulation (PM) 
and the corresponding Digital modulation techniques are Amplitude Shift Keying (ASK), 
Frequency Shift Keying (FSK) and Phase shift Keying (PSK).  
Communication systems are generally bounded by constraints such as  
1. Available Bandwidth. 
2. Permissible Power. 
3. Inherent noise of the system. 
Digital modulation techniques have more information capacity, are compatible with digital 
data services, offer better data security, offer better quality communications and offer 
quicker system availability when compared with Analog modulation techniques [25].  
Once the appropriate Digital modulation scheme is implemented at Transmitter side, there 
should also be a corresponding demodulator at the receiver. Digital demodulation can be 
achieved coherently or non-coherently.  
          
Coherent demodulation requires a reference carrier signal at the demodulator in order to 
achieve error free or minimum error data recovery from the modulated data. In most 
coherent demodulation schemes the incoming modulated data is a 90 degree signal and 
the in-phase and quadrature phase components are recovered from the incoming signal. 
However in most cases the carrier reference is not available at the receiver and must be 
recovered from the incoming signal. This carrier recovery process is complex and forms a 
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significant part of the coherent demodulator. As a result the hardware required to 
implement a coherent demodulator is significant [34].  
In real communication environments signals are affected by variations in amplitude and 
phase due to frequency selective fading channel or phase noise induced due to VCO. In 
cases where carrier recovery circuit is difficult to implement especially for high 
frequency applications such as millimeter wave applications where the time delay 
associated with the synchronizing circuitry may cause degradation in the throughput of 
the system, thereby making Non coherent demodulation a attractive option [36]. When 
the information is differentially encoded, Non coherent demodulation uses the phase 
difference between two successive data sent to identify the data. 
 
4.2  Non Coherent Demodulation 
 
The complex multiplier is at the heart of the Non Coherent Demodulator.  
 
4.2.1 Complex Multiplier  
 
The complex multiplier calculates the cross and dot product of the current and previous 





Figure 48: Block Diagram of Complex Multiplier 
 
Let S%  and S%&'   represent the current complex received symbol and previous complex 
received symbol, respectively. With S% != ! I% + !jQ%    
 
The complex multiplication between these two symbols becomes: 
 S%S%&'





The Dot and Cross products can then be defined as: 
 
     Dot(k) = ! I%I%&' +!Q%Q%&'      
     Cross(k) = !Q%I%&' −!I%Q%&'      
 
Examination of these products in the complex plane reveals that the Dot and Cross 
products are the real and imaginary results of complex multiplication of the current and 
previous symbols. The Dot product alone thus allows determination of the phase shift 
between successive BPSK symbols, while the Dot and Cross products together allow 
determination of the integer number phase shifts between successive QPSK symbols. 
Differential encoding of the source data implies that an absolute phase reference is not 
required, and thus knowledge of the phase shift between successive symbols derived 





























Coherent demodulation is carried out using the Costas Loop
loop performs the baseband task required for the demodulation of waveforms
BPSK, QPSK. Some of these tasks are carrier trac
4.3.1 Costas Loop – Principle of Operation
Figure 
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90nm Complex Multiplier design information 
 Flip-Flop area Combinational area Max.freq. (GHz)
 2561 375 
 3726 430 
 3561 472 
 15390 2219 
 
 [35][26] . The Digital Costas 
king and symbol synchronization
 












Assume that the incoming signal is a single tone with an unknown frequency (34) and 
phase (∅).  Assume that the frequency at the receiver is exactly matched with the 
incoming signal. The incoming signal is given by   
sin(348 + ∅)!!
The input is mixed with the cosine and sine wave generated by the NCO. The system 
here is performing down conversion i.e.  
sin(348 + ∅) ∗ cos(348 + ∅) = !
1
2
[sin(2348 + ∅ + ;) +!sin(∅ − ;)]! 
sin(348 + ∅) ∗ − sin(348 + ∅) = !
1
2
[cos(2348 + ∅ + ;) −!cos(∅ − ;)]! 
This mixing results in sum and difference term with respect to the phase. The Low pass 
filter following the mixer is designed to eliminate the sum signal out, hence allowing 




[sin(∅ − !θ)] 
1
2
[− cos(∅ − !θ)]!
The signal outputs of the Low pass filters on both arms are mixed with each other 




sin(∅ − θ) ∗ cos(∅ − θ) = !−
1
4
[sin@2(∅ − θ)A + sin(0)] 
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Here the difference term is zero; the resulting term is the sum term which is a function of 
the difference in the phase. This forms the error signal. It is important to note the negative 
sign in the error signal indicating that it pushes the loop in the direction opposite to the 
error thereby helping the loop to lock. It is preferred that the error signal have a linear 
relationship with the difference in phase, therefore for small values of ;, 
sin θ ≅ !θ 
Hence it can be assumed that the error signal is linearly dependent on the phase 
difference(∅ − ;). 
 
The block diagram of Costas loop for Baseband is as follows: 
 
Figure 53: Baseband Costas Loop 
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4.3.2 Digital Derotator  
 
The derotation is done by the complex multiplier with cosine and sine inputs from the 
numerically controlled oscillator (NCO). The derotation process can be represented as 
follows. 
 
 The input data streams are I and Q 
I = !cos θ 
Q = ! sin θ 
Inputs from the NCO 
       
I = !cos θ' 
Q =! sin θ' 
 
The derotated data is as follows: 
 
!!!!!!IBCDEDFG = cos(θ − θ') = ! cos θ cos θ' +!sin θ sin θ' = I!cos θ' +!Q sin θ'! 
QBCDEDFG = sin(θ − θ') = !sinθcosθ' − cosθsinθ' = Qcosθ' − Qsinθ' 
 
4.3.3 Costas Error Calculation 
 
The error between the derotated I and Q signals for BPSK and QPSK is calculated as 
follows: 
 
θHIJK = Qsign(I) 




This error signal is forwarded to the CIC decimation filter. This error is decimated and the 
rest of the loop operates on this error signal at a lower frequency.  
 
 
4.3.4 CIC Filter 
 
 
CIC filters [27] [37] are used in multi rate processing; Implementation of CIC filters are 
advantageous when compared to FIR filters because CIC filters only use addition and 
subtraction, while most FIR filters use multiplication. Moreover CIC filters have specific 
frequency roll-off while low pass FIR filters do not have a single frequency roll-off. CIC 
filters can be used for either decimation or interpolation. The CIC filter in the costas loop 
is used for the purpose of decimation. The CIC filter as a decimator is used in the costas 
loop since the loop bandwidth is small compared to the sampling frequency. In the 
implementation here a decimation of 10 is used i.e. the CIC filter discards 9 out of every 
10 samples i.e. decimating the frequency from 2.5Ghz to 250 Mhz. 
 
The basic building blocks of CIC filter are an Integrator and a Comb filter. Typically a 

















4.3.4.1 Integrator  
 
An integrator (accumulator) essentially is a single pole (pole at 0) IIR filter with unity 
feedback coefficient.  Integrator can be described as: 
 
y[n] = !y[n − 1] + !x[n] 
 







The output of an integrator can grow unbounded for a bounded input i.e. an Integrator by 









When the CIC filter is used for the purpose of decimation, although the comb filter 
functions at a lower frequency i.e. decimated frequency, the Integrator on the other 
hand still needs to work at full frequency of the input. Therefore the 
Integrator/accumulator needs to be pipelined to achieve high operating speeds. One 




Figure 56: Pipelined Accumulator 
 
 




Figure 58: Simulation result of Integrator 
 
4.3.4.2 Comb Filter 
 
Comb filter [29] is called so because the frequency response of a comb filter consists of 





Figure 59: Comb filter 
 
Comb filter can expressed as follows: 
y[x] = !x[n] + !x[n − M] 
 
The transfer function of a comb filter is given by: 
H[z] = !1 +!z&R 
 
The transfer function for a CIC filter with a decimation ratio of R and a differential delay 




















4.3.4.3 Bit Growth 
 
The Gain of the CIC filter with a decimation ratio of R and a differential delay 
parameter of M with N stages of comb filter and integrator each is given by: 
Gain = ! (R ∗ M)T 
 
If XY is the number of bits at the input, then the number of bits at the output i.e. the 
growth of bits is given by: 
 
   BC[D = [N ∗ log(R ∗ M) +!B]^] 
 
The above equation indicates that _`a bits are required at each of the integrator and 
comb filter stages, therefore the input is sign extended to _`a bits and then applied to 








Figure 62: Schematic of CIC filter 
 
 












Table 16: 90nm CIC filter design information 




Max Freq Average 
Power 
reset synch 37 0 N/A 0.01mW 
comb filter 230 198 250Mhz 0.175mW 
integrator 1281 1270 3.1Ghz 6mW 
cic_filter 1770 1740 N/A 7.175mW 
 
4.3.5 Loop Filter  
 
Figure 65: Block diagram of Loop Filter 
 
The loop filter [30] illustrated above is a first order loop filter for a second order loop. 
The order can be obtained from the transfer function i.e. the highest power of z in the 
denominator indicates the order of the loop.  
79 
 
The phase error (error_in) is multiplied by proportional gain constant c1 (proportional 
gain constant) in the upper arm. In the lower arm the signal error_in is first multiplied by 
c2 (integral gain constant). The result of this multiplication is fed into an integrator. 
Finally the sum of the product of proportional gain constant c1 and the phase error 
(error_in) and the output of the integrator is calculated.  
 
The transfer function for the loop filter can be derived as follows: 
 
y = ! c'x +!y' 
                                                                  y' = !y − c'x 
y' =!yz&' 
y =! cx +!y' 
y' = (cx +!y')z&' 
y' = (cx + !y −!c'x)z&' 
y = c'x +!(cx + !y −!c'x)z&' 
y = c'x +!cxz&' + !yz&' −!c'xz&' 
y(1 − z&') = c'x +!cxz&' −!c'xz&' 






























Figure 67: Layout of Loop Filter 
 
Table 17: 90nm Loop filter design information 




Max Freq Average 
Power 
8 bit multiplier 571 1876 250 4.3mW 
loop filter 685 3417 250 6.7mW 
 
 
4.3.6 NCO: Numerically Controlled Oscillator 
 
The NCO is used to generate a synchronous discrete arbitrary waveform. The NCO is 
implemented as a simple look up table. It basically functions as a phase to amplitude 
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converter. The NCO has a 3 bit output running at a maximum frequency of 250 MHz. 
The NCO takes in 8 bit input as phase to generate cosine and sine functions, and a 
maximum of 8 cycles is required to generate a complete cycle. The maximum frequency 
generated is 15.625 MHz i.e. the loop will lock only for a maximum frequency offset of 
15.625 MHz.  
 
















Table 18: 90nm NCO design information 




Max Freq Average 
Power 
NCO 242 1079 250Mhz 2mW 
 
4.4 Measurement Results 
 
The results below are obtained from measurements from a 90nm implementation of  
CMOS 60 GHz radio. The results are presented in the form of eye diagrams and frequency  
spectra for different modulation schemes and input data rates. 
 
 













Figure 73: DBPSK Eye Diagram 1.728Gbps 
 
 





Figure 75: DBPSK Frequency Spectrum 1.484 GHz 
 
















SerDes [31] is a pair for functional blocks i.e. Serializer and DeSerializer, typically used in high 
speed communication interfaces in order to overcome the input/output limitation. These blocks 
convert data from Serial to parallel and vice versa. SerDes comprises of two functional blocks 
i.e. Parallel in Serial out or Parallel to Serial (P2S) and Serial in Parallel out or Serial to Parallel 
(S2P).  
5.1 SerDes Architectures  
SerDes architectures [31] can be grouped into 4 types: 
 
5.1.1 Parallel Clock SerDes 
 
Parallel Clock SerDes [31] is used to serialize parallel input along with clock and control 
signals. The serialized data stream is sent along with control and clock signals on 
separate lines. Hence it is important to balance the skew between the data line and the 
clock signal line in order to ensure accurate reception of the serialized data. Some of the 
applications of Parallel Clock SerDes include stackable Ethernet switch expansion, rack 





Figure 78: Parallel Clock SerDes 
 
 
5.1.2 Embedded Clock SerDes 
 
In Embedded Clock SerDes [31] data and clock signals are serialized into a single stream. 
Two clock bits high and low (single clock transition) are embedded into the data stream 
every cycle, therefore framing the start and end of each data stream. The receiver is able 
to synchronize with the transmitter by looking for this unique transition in the stream 
because although the data changes this transition remains the same. Once the receiver has 







Figure 79: Embedded Clock SerDes 
Embedded Clock SerDes is suited for applications that transmit raw data plus other 
signals such Control, parity, sync, status etc. 
 
 
5.1.3 8b/10b SerDes 
 
8b/10b SerDes [31] maps each byte of the data into 10 bits and then serializes into a 
serial stream. This 8bit to 10bit translation is used to ensure multiple both edge 
transitions in the stream to ensure DC balance. The Transmitter places boundaries in the 
bit stream by using a special symbol known as comma character. This unique comma bit 
sequence never appears in the data stream and therefore acts as a reliable data marker. 
The receiver looks for this marker and once alignment is achieved the receiver maps the 





Figure 80: 8b/10b SerDes 
  
 8b/10b SerDes is well suited for byte oriented data (cell or packet) applications such as  
 Ethernet, Fiber Channel, InfiniBand etc. 
 
5.1.4 Bit Interleaved SerDes 
 
Bit Interleaved SerDes [31] multiplexes several slower serial streams into faster streams 
at the transmitter end and demultiplexes the fast stream into its constituent slower serial 
streams at the receiver end. Due to the high speed nature of Bit Interleaved SerDes, it 





Figure 81: Bit Interleaved SerDes 
 
 Typical applications for Bit Interleaved SerDes are telecom transmission equipment such  
 as add drop multiplexers and pseudo optical switches. 
The SerDes forms an integral part of the multichip RF CMOS Radio. The SerDes chip is 
the interface between the RF analog front end and the Baseband chip as indicated below. 
 
 
Figure 82: Multichip RF CMOS Radio 
 








Figure 84: SerDes block diagram 
 
 The implementation details of the SerDes component modules are as follows: 
5.2 1:20 Serial-to-Parallel Block 
5.2.1 Description of the 20 bit S2P module 
The 20 bit Serial-to-parallel module is used to convert the serial input data to parallel input data. 
The serial input data is synchronized with a serial clock of 2160 MHz. The output parallel data is 
synchronized with a parallel clock of 108 MHz.  
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The parallel clock is generated within the Serial-to-Parallel using a shift register based 
configuration.  There is a 20 bit shift register used in counter mode i.e. a 1 is shifted through the 
shift register. The shift register is clocked by a serial clock. Divide by 20 is achieved when the 1 
is shifted through all the flops of the shift register. 
The data is also shifted through a shift register. The shift register is clocked using the Serial 
clock i.e. 2160 MHz. The 20 bit parallel data is output depending on the load signal generated 
using the parallel clock generated by the shift register based clock divider logic. 
5.2.2 Functional Diagram 
 
 










5.2.3 Timing Diagram 
 





Figure 87: 20 bit S2P Layout 
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5.3 20:1 Parallel-to-Serial Block 
5.3.1 Description of the 20 bit P2S module 
The 20 bit P2S block, reads in 20 bits of parallel data, and shifts the data out 1 bit at a time 
clocked by the serial clock i.e. 2160 MHz The P2S block requires both the parallel clock 
i.e.108MHz and the Serial clock i.e. 2160 MHz. 
In order to avoid any misalignment between the edges of the parallel clock and serial clock, a 
synchronizer structure is formed by using two back to back flip flops clocked by serial clock. 
The input to the synchronizer is the parallel clock. The output of the synchronizer is the parallel 
clock synchronized with the serial clock. This synchronized parallel clock is used to generate the 
load signal. When the load signal is high (1’b1) the parallel data from the input is loaded onto the 
shift register. When the load signal is low (1’b0), the lowest bit of the shift register is shifted out 
to the serial output pin. 
5.3.2 Functional Diagram 
 






























Figure 92: 1:16 Serial-to-Parallel Block 
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5.3.5 1:16 Serial-to-Parallel Block 
5.4 Description of the 16 bit S2P module 
 
The 16 bit Serial-to-parallel module is used to convert the serial input data to parallel input data. 
The serial input data is synchronized with a serial clock of 1728 MHz. The output parallel data is 
synchronized with a parallel clock of 108 MHz.  
 
The parallel clock is generated within the Serial-to-Parallel using a shift register based 
configuration.  There is a 16 bit shift register used in counter mode i.e. a 1 is shifted through the 
shift register. The shift register is clocked by the serial clock. Divide by 16 is achieved when the 
1 is shifted through all the flops of the shift register. 
 
The data is also shifted through a shift register. The shift register is clocked using the Serial 
clock i.e. 1728 MHz. The 16 bit parallel data is output depending on the load signal generated 




5.4.1.1 Functional Diagram 
 















5.4.2 Timing Diagram 
 
 





Figure 96: Layout of 16 bit S2P 
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5.5 16:1 Parallel-to-Serial Block 
5.5.1 Description of the 16 bit P2S module 
The 16 bit P2S block, reads in 16 bits of parallel data, and shifts the data out 1 bit at a time 
clocked by the serial clock i.e. 1728 MHz. The P2S block requires both the parallel clock 
108MHz and the Serial clock 1728 MHz.  
In order to avoid any misalignment between the edges of parallel clock and serial clock, a 
synchronizer structure is formed by using two back to back flip flops clocked by serial clock. 
The input to the synchronizer is the parallel clock. The output of the synchronizer is the parallel 
clock synchronized with the serial clock. This synchronized parallel clock is used to generate the 
load signal. When the load signal is high (1’b1) the parallel data from the input is loaded onto the 
shift register. When the load signal is low (1’b0), the lowest bit of the shift register is shifted out 
to the serial output pin. 
5.5.2 Functional Diagram 
 





















5.5.3 Timing Diagram 
 





Figure 101: Layout of 16 bit P2S 
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5.6 SERDES Layout. 
 
 
























6 CONCLUSION  
 
In this work an ASIC design methodology is presented. The ASIC methodology includes all 
aspects of ASIC design i.e. from design specification to Layout verification. The ASIC 
methodology presented is used to implement the PHY and MAC modules using 90nm process 
technology as part of the Baseband chip. The PHY and MAC modules have a combined gate 
count of over 1 million gates. A basic standard cell library for both 90nm and 45nm technology 
node is also presented. The use of this standard cell library in the custom design of more 
complex logic is also presented.  
In the latter part of the work a coherent and non coherent demodulation technique is presented. 
The demodulator is part of the RF chip. The RF chip is implemented using a 90nm process 
technology. The measurement results from the demodulator are also presented in the form of eye 
diagrams and frequency spectra for different input data rates. It can be seen from the 
measurement results that the demodulator works at multi gigabit data rates.  Since the RF input is 
a serial data stream and the Baseband chip operates on parallel data, a SerDes interface is 
required between baseband and RF chip. The SerDes interface converts the parallel data from 
baseband to serial stream to be used in the RF chip and converts the serial data from the RF chip 
to parallel data to be used in the baseband chip in a synchronous manner. Design and 
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